

Performance of a spin-based insulated gate field effect transistor

Kimberley C. Hall

Department of Physics, Dalhousie University, Dalhousie, Canada

Michael E. Flatté

*Optical Science and Technology Center and Department of Physics
and Astronomy, University of Iowa, Iowa City, IA 52242, USA*

Fundamental physical properties limiting the performance of spin field effect transistors are compared to those of ordinary (charge-based) field effect transistors. Instead of raising and lowering a barrier to current flow these spin transistors use static spin-selective barriers and gate control of spin relaxation. The different origins of transistor action lead to distinct size dependences of the power dissipation in these transistors and permit sufficiently small spin-based transistors to surpass the performance of charge-based transistors at room temperature or above. This includes lower threshold voltages, smaller gate capacitances, reduced gate switching energies and smaller source-drain leakage currents.


Spin-based electronic devices currently have broad commercial applications to magnetic field sensors and non-volatile memory devices^{1,2}. Semiconductor spin-based electronic devices³ have been shown to permit switching, modulation and gain, along with new functionality (principally non-volatility and spin-selective properties)^{4,5,6,7,8}. As the management of active and leakage power dissipation is a key roadblock to scaling of traditional charge-based transistors beyond 2010^{9,10,11}, assertions^{1,3} that spin-based devices may permit lower-power operation through the incorporation of reconfigurable logic chips into devices, or lower-power spin-based switching, have attracted considerable attention. Despite this, no quantitative comparisons of the key elements of transistor power dissipation, the leakage current and gate switching energies, have been performed between spin-based insulated gate field-effect transistors and charge-based metal oxide semiconductor field-effect transistors (MOSFETs) (although Ref. 12 reports some narrowly-focused calculations).

Here the performance of an individual spin transistor device is directly compared with current and future MOSFETs. This comparison relies on calculations of the leakage current and gate switching energy, in addition to the gate switching speed, source-drain saturation current and gate capacitance for a spin transistor. The semiconductor roadmap¹¹ identifies three principal paths for complementary metal oxide semiconductor (CMOS) transistor structures: high-performance, low operating power, and low standby power designs. As the focus here is on fundamental power dissipation limits the comparisons here will consider those CMOS transistors with the most stringent power requirements, the low standby power (LSTP) development path. A principal conclusion is that the leakage current and switching energies of the spin transistor can be made significantly smaller than those of current *and* future LSTP CMOS transistors, including those scheduled for introduction on the semiconductor roadmap¹¹ in 2018. This superior performance is tied to fundamental aspects of spin-based switching in an

individual device. Some essential challenges that need to be overcome in order to achieve this level of performance in a spin transistor are also identified.

In order to make a direct comparison at the individual transistor level, a spin transistor design is considered whose source, drain, and gate contacts are in local equilibrium. Thus the spin transistor cannot pass on a quantum-mechanically coherent current to the next transistor in a circuit, such as would be the case, *e.g.*, if the next transistor in the circuit used the spin polarization of the drain current of the previous transistor. This significantly restricts the potential designs for spintronic logic. Better performance might be achievable for a circuit using these more general designs than would be predicted based on individual transistor performance, however this approach still illuminates many key potential advantages of spin transistors.

The role of the barrier to current flow differs qualitatively in the two FET designs. Shown in Fig. 1(a) is a schematic of the “off” and the “on” positions of the barrier in a MOSFET. The electrons attempt to move from left to right (in a MOSFET this barrier is between the source and the drain) through a channel which is either insulating (off) or conducting (on). The height of the barrier, V_{th} , is controlled by a gate contact. For LSTP CMOS the barrier is designed to be at least 400 mV high, corresponding to $\sim 16k_B T$ at room temperature, where k_B is Boltzmann’s constant and T is the temperature. This is the minimum barrier height to reduce the ratio of the thermally excited current over the barrier in the off state to the current in the on state to $\sim 10^{-7}$. Another central characteristic of the MOSFET is the gate capacitance C_g , which is proportional to the area of the region of the channel that is blocked with this barrier. The switching energy is $C_g V_{th}^2 / 2$ (half the power-delay product¹¹) and the switching time is proportional to C_g . If the gate capacitance is too low the barrier becomes thin enough that carriers can tunnel through it and the leakage current rises, but if the capacitance is too high the switching time is long and the switching energy high.



The spin transistor design considered here is based on the spin-dependent barrier shown in Fig. 1(b). A high, thick barrier is present for one spin orientation (shown as spin-up in the figure), and no barrier is present for the other spin orientation (shown as spin-down). Such a spin-dependent barrier may be realized, for example, using a half-metallic ferromagnetic contact¹³ or a spin-selective resonant tunneling diode^{8,14,15,16,17}. If the carriers attempting to move through the barrier are entirely polarized spin-up then they cannot move through the barrier. If the carriers are polarized spin-down, or are a mixture of spin-up and spin-down, then carriers can move through the barrier with ease. Switching the transistor from on to off consists of switching the carrier orientation from fully polarized spin-up to unpolarized with a gate field. As switching the transistor does not involve raising and lowering a barrier, the barrier for spin-up carriers can be much higher than 400 mV and can be thick, without negative consequences for the on-off ratio or the leakage current. CMOS's tradeoff between dynamic and static power dissipation, which represents a central roadblock to scaling^{9,10,11}, is therefore eliminated in the spin transistor.

Such a barrier can generate gain when it is used in a transistor geometry⁸, as shown in Fig. 2. This spin transistor has very different performance characteristics from MOSFETs. Two oppositely-aligned spin-selective barriers are placed in series, so without any spin-flip in the channel, Fig. 2(a), no source-drain current flows. No significant leakage current comes from tunneling through the barriers of the spin transistor, so the leakage current in the off state originates principally from spin-flip processes. These can occur in the barrier between the source and the channel, in the channel itself, or in the barrier between the channel and the drain. As the channel is the largest region we would expect channel spin relaxation processes to dominate the leakage current when the device is off. When spin-flip in the channel is rapid, Fig. 2(b), source-drain current flows. For a quantum well




FIG. 2: (a) Spin transistor in off configuration. (b) Spin transistor in on configuration.

channel the current from spin relaxation processes

$$I_{SD} = \frac{Aen}{2\tau_{transit}} \left(1 - e^{-\tau_{transit}/T_1} \right) \quad (1)$$

where I_{SD} is the source-drain current, A is the area of the channel, e is the electron charge, n is the two-dimensional electron density in the channel, $\tau_{transit}$ is the carrier transit time through the device, and T_1 is the longitudinal relaxation time of the magnetization (half the spin-flip time for individual carriers). In the limit $T_1 \gg \tau_{transit}$ this becomes $I_{SD} = Aen/2T_1$ and the on-off ratio for the transistor is the ratio of T_1 in the off state to T_1 in the on state (independent of the gate capacitance).

Spin relaxation in the quantum well is controlled by the gate electric field E , and the spin relaxation rate is proportional to E^2 . In the absence of an applied electric field the spin relaxation rate in (110) zincblende quantum wells is quite long^{18,19}. The dominant relaxation mechanism in zincblende quantum wells, precessional decoherence, does not contribute, leaving residual spin relaxation from stray electric fields, from spin-flip scattering processes, and from nuclear interactions. Although the limits of these mechanisms are not well-known, spin lifetimes in excess of 100 ns have been observed in GaAs, and we take a spin lifetime of 1 μ s, corresponding to stray electric fields of 200 V/cm (or drift velocities of $\sim 10^7$ cm/s) in the structure of Ref. 8. The lower limit of the spin lifetime achievable by electric-field tuning is also not known, although tuned times shorter than 10 ps have been achieved²⁰. The spin lifetime desired for the on state (here assumed to be 10 ps) determines the electric field in the on state, E_{on} . The threshold voltage is then

$$V_{th} = E_{on}D, \quad (2)$$

where D is the thickness of the channel quantum well.

In CMOS FETs to keep the leakage current low either a high barrier (larger E_{on}) or thick barrier (larger gate length, and thus larger A) is required. Thus E_{on} depends

indirectly on A . The gate capacitance C_g depends on the channel area and a thickness d , determined by the oxide layer,

$$C_g = \epsilon_0 \epsilon_r A/d, \quad (3)$$

where ϵ_0 is the permittivity of vacuum and ϵ_r the relative dielectric constant of the region of gate voltage drop. Thus in CMOS FETs V_{th} depends indirectly on C_g . No such connection between V_{th} and C_g is apparent for the spin transistor. Furthermore, for the spin transistor, the thickness d is the quantum well thickness D .

Gate switching speeds are determined by the time required to charge the capacitor on the next transistor (intrinsic switching delay), hence $\tau_{switch} = V_{th} C_g / (I_{SD,sat})$. For the spin transistor both C_g and $I_{SD,sat}$ are proportional to the channel area, and V_{th} is independent of it, therefore the gate switching time for a fixed on-off ratio is *independent of the channel area* and depends on

$$\tau_{switch} = 2E_{on} T_{1,on} \epsilon_0 \epsilon_{sc} / en. \quad (4)$$

The power-delay product for a fixed on-off ratio, $C_g V_{th}^2$, shrinks proportionally as the area shrinks, as does the leakage current in the off state. Independent of specific designs these scaling features can be summarized as a switching speed and on-off ratio independent of device area, and a power dissipation from both dynamic sources (switching energy) and static sources (leakage current) that is proportional to device area. These very different scaling relations from MOSFETs imply that the performance of spin-based transistors will improve as they become smaller.

Although the scaling relationships indicate that a sufficiently small spin transistor can be superior to a MOSFET, a comparison with a specific design (such as that of Ref. 8) provides a current benchmark. In Ref. 8 a doping level of $n = 2 \times 10^{11} \text{ cm}^{-2}$ in the channel was chosen, but a factor of ten larger doping still permits the spin filtering into and out of the channel to be efficient. The comparison here will use $n = 2 \times 10^{12} \text{ cm}^{-2}$. An applied electric field of 50 kV/cm across an InAs/AlSb quantum well that is 200 Å thick reduces the T_1 to 10 ps, corresponding to $V_{th} = 100 \text{ mV}$, compared with a projected value of 400 mV for LSTP CMOS in 2018. The lower threshold voltage for the spin transistor is an indication of the small energies required to relax spins. A 1 meV spin splitting from a magnetic field can cause a spin to completely reorient by precession in only 1 ps. A threshold voltage as large as 100 mV is needed only because spin relaxation occurs from internal magnetic fields generated indirectly by the gate electric field through the spin-orbit interaction.

To evaluate the dynamic power dissipation (determined by the power-delay product) a channel area must be chosen. For a gate length of 10 nm and width of 1 μm the $C_g = 5 \times 10^{-17} \text{ F}$ (5 times lower than a 2018 LSTP CMOS¹¹ transistor of the same gate length and width) and the power-delay product is $5 \times 10^{-19} \text{ J}$, compared to




FIG. 3: (a) Current-voltage relationship for spin transistors with channel lengths of (dashed line) 100 nm and (solid line) 10 nm. (b) Leakage current as a function of channel length.

the 500 times larger value for a 2018 LSTP CMOS transistor.

Figure 3 shows current-voltage curves for spin transistors with differing channel lengths and reflects the scaling behavior of the static power dissipation. Fig. 3(a) shows that, as the channel length is reduced from 100 nm to 10 nm, the current in the off state is reduced correspondingly. Fig. 3(b) shows the dependence of the source-drain leakage current on the channel length, indicating that as the channel is made shorter the leakage *decreases*. CMOS FETs, in contrast, have increasing source-drain leakage currents as the channel length is decreased. Compared with 2018 CMOS, with 100 pA/μm leakage currents, the spin transistor will have a lower leakage current for channel lengths smaller than 60 nm. For the 10 nm long structure described above the leakage current is 6 times smaller, leading to 6 times less static power dissipation.

The above quantities predict a switching time τ_{switch} , from Eq. 4, of 3 ps, independent of the channel length or width. This switching time is longer than the 2018 LSTP CMOS value of 0.3 ps. A summary of the compared

TABLE I: Summary of the comparison between the spin transistor design of Ref. 8 and 2018 LSTP CMOS¹¹.

	spin	CMOS
gate length (nm)	10	10
gate capacitance C_g (fF/ μm)	0.05	0.25
threshold voltage V_{th} (V)	0.1	0.4
static leakage current $I_{sd,\text{leak}}$ (pA/ μm)	16	100
power-delay product (eV/ μm)	3	1500
switching time τ_{switch} (ps)	3	0.3

quantities in Table I indicates that the spin transistor compares favorably with 2018 LSTP CMOS for all properties except the switching time. One strategy for reducing the switching time would be to increase the threshold voltage (which, however, also increases the gate switching energy). A better approach may be to use a material with a larger spin-orbit interaction strength (such as InSb or an InAs/GaSb superlattice).

An in-depth comparison of a spin transistor design with CMOS design goals for 2018 indicates that, due to their reliance on spin-based switching, the spin transistors can be expected to have superior dynamic and static power dissipation properties. Switching times in a partic-

ular spin transistor design (Ref. 8) are longer than those of 2018 CMOS, but can be brought more in line by increasing the channel doping. The superior switching time of 2018 CMOS is predicated on the ability to achieve 10^7 on-off ratios in devices with the above characteristics, whereas the estimated spin transistor on-off ratio is 10^5 . Increasing the on-off ratio to 10^7 in spin transistors by lengthening the off spin lifetimes would require room-temperature spin lifetimes $\sim 100\mu\text{s}$. Although spin lifetimes in excess of 1 ms have been measured in quantum dots at low temperature²¹, achieving such lifetimes at room temperature may be very challenging. Our results rely on the development of suitable spin-dependent barrier contacts^{8,13,14,15,16,17}. The 2018 semiconductor roadmap numbers, however, all correspond to goals with no known solution at the present time.

We acknowledge stimulating conversations with T. F. Boggess. This work was supported by DARPA/ARO DAAD19-01-1-0490, DARPA MDA972-01-C-0002, the National Science Foundation through Grant No. ECS 03-22021, and the Natural Sciences and Engineering Research Council of Canada.

-
- ¹ S. A. Wolf *et al.*, *Science* **294**, 1488 (2001).
² *Spin Electronics*, ed. M. Ziese and M. J. Thornton (Berlin, Springer, 2001).
³ *Semiconductor Spintronics and Quantum Computation*, ed. D. D. Awschalom, D. Loss, and N. Samarth, Springer, New York, 2002.
⁴ S. Datta and B. Das, *Appl. Phys. Lett.* **56**, 665 (1990).
⁵ M. E. Flatté and G. Vignale, *Appl. Phys. Lett.* **78**, 1273 (2001).
⁶ M. E. Flatté, Z.-G. Yu, E. Johnston-Halperin, and D. D. Awschalom, *Appl. Phys. Lett.* **82**, 4740 (2003).
⁷ J. Schliemann, J. Carlos Egues, and D. Loss, *Phys. Rev. Lett.* **90**, 146801 (2003).
⁸ K. C. Hall *et al.*, *Appl. Phys. Lett.* **83** 2937 (2003).
⁹ W. Class and M. Jackson, *Solid State Technology* **47**, 34 (2004).
¹⁰ S. Narendra, *et al.*, *IEEE J. Solid-State Circuits* **39**, 501 (2004).
¹¹ *International Technology Roadmap for Semiconductors* San Jose, CA: Semiconductor Industry Association, 2003 [online] Available: <http://public.itrs.net>
¹² S. Bandyopadhyay and M. Cahay, *Appl. Phys. Lett.* **85**, 1433 (2004).
¹³ J. M. D. Coey and S. Sanvito, *J. Phys. D* **37**, 988 (2004).
¹⁴ A. Voskoboinikov, S. Shin Lin, C. P. Lee, and O. Tretyak, *J. Appl. Phys.* **87**, 387 (2000).
¹⁵ E. A. de Andrade e Silva and G. C. La Rocca, *Phys. Rev. B* **59**, 15583 (1999).
¹⁶ T. Koga *et al.*, *Phys. Rev. Lett.* **88**, 126601 (2002).
¹⁷ D. Z.-Y. Ting, X. Cartoixa, *Appl. Phys. Lett.* **81**, 4198 (2002).
¹⁸ Y. Ohno, *et al.*, *Phys. Rev. Lett.* **83**, 4196 (1999).
¹⁹ O. Z. Karimov *et al.*, *Phys. Rev. Lett.* **91**, 246601 (2003).
²⁰ K. C. Hall, *et al.*, *Appl. Phys. Lett.* **86**, 202114 (2005).
²¹ M. Kroutvar, *et al.*, *Nature* **432**, 81 (2004).